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ABSTRACT 
This paper presents a 3rd order switched current- 
CA-modulator. The CA-modulator operates at a sampling 
rate of fs = 6OOkHz and the signal band is fb = 5.5kHz, 
i.e., an oversampling factor of R = 54.5 is used. Multiple 
input signals are used to reduce the internal signal swings 
which results in reduced power consumption. The shaping 
of the noise from the 2nd and 3rd integrator is used to al- 
low the noise power from these integrators to be increased 
to further save power. The total power consumption is ap- 
proximately 2.5mW with a supply voltage of VDD = 3.3V. 
The maximum SNR is approximately 74.5dB. 
1. INTRODUCTION 
Over the last years CA-modulators have gained increasing 
popularity as they have the potential for high accuracy data 
conversion with modest analog requirements. The reason 
for the popularity originates in the fact that the quantiza- 
tion noise is moved from the signal band [-fb; + fb] to  high 
frequencies (Noise Shaping). This allows for very coarse 
quantization, e.g., 1-bit using a simple comparator. 
In this paper a 3rd order CA-analog-to-digital (A/D) 
modulator for voice band applications is presented. The 
design of the CA-modulator is optimized with respect to 
minimum power consumption. In section 2 the basic the- 
ory for CA-modulators is reviewed. The section presents 
the most important parameters that describe the CA- 
modulator and discusses how the internal signal swings in 
the CA-modulator can be reduced to  minimize power con- 
sumption. In section 3 the SI-circuits that are used to im- 
plement the integrators are presented. Section 4 reports the 
measurement results. 
2. SYSTEM DESIGN 
In figure 1 a block diagram of the 3rd order CA-modulator 
used in this design is shown. The signals are shown as 
currents as the CA-modulator is to  be implemented using 
switched current (SI) techniques. 
The quantizer in figure 1 can be modeled by replacing the 
comparator with a amplification factor, K,, and a white 
noise source, nq, that represents the quantization noise [2], 
[3]. It is a widespread misunderstanding to assume that the 
gain K,  equals one because if it was so then the modulator 
would not be invariant to scaling of k3. In fact, it is not 
necessary to assume anything about the gain Kn in order 
to design the modulator filter, i.e., determination of the 
coefficients bl ,  b2 and b3. 
The CA-modulator coefficients bl ,  bz and b3 are deter- 
mined by designing the N T F ( z ) ,  [l] and [2], as a 3rd order 
0-7803-3583-X/97 $10.00 01997 IEEE 
highpass Butterworth filter. 
If a signal is forced into the CA-modulator one will ob- 
serve that it becomes unstable if the amplitude of the signal 
is greater than a certain value called the maximum stable 
input amplitude MSA [2]. In [4] the authors showed that the 
cut-off frequency fn for the N T F ( z )  has a very strong influ- 
ence on the MSA whereas the influence on the SNR is very 
weak. When the ratio between fn and fs decreases then the 
MSA increases and the signal-to-quantization-noise-ratio is 
approximately constant over a wide range of cut-off frequen- 
cies, f,. In CA-A/D modulators it is desirable to  get as 
much signal power into the modulator as long as the quan- 
tization noise is well below the analog noise floor as the 
overall SNR then increases. 
If the CA-modulator is designed to have only one in- 
put (a2 = 0 and k l  = kz = k3 = 1 )  the internal signal 
swings in the integrators are very different. By forcing a 
sinusoidal signal with an amplitude of MSA into the EA- 
modulator the peak signal swing in INT1, INTZ and INT3 is 
approximately 51,161 and 241 respectively (assuming that 
the integrators are ideal). The internal signal swings can 
be adjusted to have the same peak value as the swing in 
the first integrator by adjusting the scaling factors k l ,  k~ 
and k3. This scaling results in a constant k3 in front of 
the quantizer which can be removed as a positive constant 
in front of a comparator does not affect the output of the 
comparator. This will therefore not affect the modulator 
filter. 
The internal signal swings can be reduced further by in- 
troducing a second input, i.e., a2 # 0. This input is added 
between INTl and INTZ. It was found that a2 = b2 re- 
sults in an optimal reduction of the internal signal swings 
in the integrators by a factor of approximately 3. After 
introducing the second input the internal signal swings are 
approximately 1.71 for all three integrators. The reduction 
in the internal signal swings will substantially reduce the 
power consumption of the modulator, because it allows for 
lower bias currents in the switched current integrators. The 
extra input a2 results in a peak in the signal transfer func- 
tion S T F ( z ) ,  [l] and [2], at high frequencies (z fn), that 
results in a slight increase of the S T F ( z )  in the signal band. 
At the frequency fb the STF(z )  is O.ldB larger than at DC. 
In figure 1 the analog noise sources nl,  712 and 713 repre- 
sent the noise from the integrators and D/A converter in the 
feedback loops. The noise at the output of the modulator is 
the sum of n1 unfiltered, n2 1st order highpass filtered, 723 
2nd order highpass filtered and, finally, nq 3rd order high- 
pass filtered, N T F ( z ) .  As the noise sources n2 and n3 are 
highpass filtered INTZ and INT3 can be allowed to generate 
more noise than INTl without affecting the overall S N R  at 
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Figure  1. Block diagram of the 3rd order CA-modulator.  
the output. In this design this technique was used to lower 
the internal signal swings and thereby the quiescent current 
in INT2 and INT3 by a factor of 2 and 4 respectively. This 
results in the same S N R  but reduces the power consumption 
by a factor of l:$12i,25 = 1.71. 
Because the noise from INT2 and INT3 is shaped, the 
noise at the output of the modulator is dominated by the 
noise from the input section, i.e., INT1, DACl and IN1. 
By increasing the MSA we increase the signal power at the 
input of the modulator which allows a noisier input sec- 
tion for a given SNR.  We utilize this to lower the power 
consumption. A very high MSA will result in a reduction 
of the S N R  because the modulator begins to perform poor 
coding of the input signal which result in increased quan- 
tization noise at the output. As a compromise we chose 
M S A  = 0.691 which equals to fn = 0.15fs for a N T F ( z )  
designed as a 3rd order Butterworth highpass filter [4]. For 
f,, = 0.15fs the following coefficients are found (see figure 
1): a1 = b2 = 1, a2 = b2 = 5.66, b3 = 13.6 and due to  the 
scaling k1 = 1, IC2 = 17.4 and k3 = 64.0. 
3. I M P L E M E N T A T I O N  
The SI-integrator used in this design is shown in figure 2. 
The SI-integrator is a cascode type but also a folded cas- 
code type was considered. However, the folded cascode SI- 
integrator introduced extra noise due to the extra current 
sources needed and therefore this solution would consume 
more power for a given S N R  and thus it was rejected. 
The integrator in figure 2 has a very low input impedance 
as the transistors M2,l and M2,2 act as current convey- 
ors which reduce the input impedance (compared to the 
input impedance of a single transistor) by a factor of 
LG = (1 +e) where gm2 and goz are the transconductance 
and output admittance for the Mz's. The input impedance 
of this circuit is therefore in the order which can be 
as low as la at low frequencies. This eases the interfacing 
to  the circuit, in fact, the input devices IN1 and IN2 in fig- 
ure 1 are just resistors that convert the input voltage to a 
current. This is indicated in figure 2. 
The transfer function for the integrator is: 
It is important that  the integrator has very little loss as 
any loss results in a finite DC-gain which gives rise to an 
increase in the quantization noise at low frequencies. The 
loss in the SI-integrator is caused by finite output resistance 
and the gate-drain overlap capacitances for M5,1 and Ms,2 
but the transistors M2,1 and M2,2 reduce these error with 
Vdli 
T 
I I - -  I I 
1 -  I - - 
Figure  2. SI-Integrator. 
the same gain factor LG as mentioned before. The loss in 
the SI-Integrator used in this design is less than 0.1%. The 
scaling factor K in figure 2 is controlled by the length and 
the width of MOS-transistors. 
It is well known that one of the main problems using SI- 
circuits is the nonlinear settling behavior [l]. When high 
signal currents compared to  the quiescent current are pro- 
cessed, the nonlinear settling behavior degrades the perfor- 
mance of the SI-integrator drastically. Hence, it also de- 
creases the performance of the CA-modulator. It is, how- 
ever, not possible to evaluate this problem using SPICE 
as the simulation time would be enormous. It was there- 
fore necessary to  evaluate this problem by other means. A 
'C++'-program that modeled the SI-integrator as a nonlin- 
ear component was written. The program models the SI- 
integrator as build from two current copiers (CCOP) (see, 
[l]). A CCOP is basically a operational transconductance 
amplifier (OTA) and some switches. The OTA is in the 
program described as a component with a nonlinear rela- 
tionship between the input voltage and the output current. 
For each sample the program solves the nonlinear settling 
problem using the 2nd order Runge-Kutta algorithm. The 
program was verified by comparing its results with simula- 
tions using PSPICE, performed on relatively simple build- 
ing blocks. 
Simulations performed on the entire CA-modulator 
showed that the internal signal swings were increased from 
approximately 1.71 to 2.41, when the integrators were made 
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nonlinear using a square law relationship (to model the be- 
havior of MOS transistors) for the OTA's in the CCOP's. 
Furthermore, the nonlinear settling causes a DC-component 
at the output of the modulator which causes nonharmonics 
in the signal band for small input amplitudes. To reduce 
the effect of this a quiescent current of 31, i.e., N = 3 was 
chosen. 
4. MEASUREMENT RESULTS 
The CA-modulator is measured using a LabVIEW setup. 
The 1-bit output of the CA-modulator is captured using 
a high speed digital data acquisition board located in a 
PC that also runs the LabVIEW software. The LabVIEW 
analysis software assume that two levels of the 1-bit output 
from the CA-modulator is in the set {-1, +1}. 
All measurements are based on FFT-analysis of 16384 
output samples captured from the CA-modulator. Averag- 
ing is used to reduce the varians of the measured spectra. 
All of the measurements of the CA-modulator are per- 
formed with a supply voltage of Vor, = 3.3V, and the bias 
current in the first integrator is N I  = 96.0pA (I = 32.OpA). 
The signal bandwidth is OHz - 5.5kHz and the sampling 
rate is fs = 60OkHz. 
First the relationship between the 1-bit output is deter- 
mined and the input voltage. This is done by applying 
a sinusoid with a frequency of 3kHz and an amplitude of 
0.1Vpeu~ to the input of the CA-modulator. Using FFT- 
analysis the amplitude of the sinusoid at the output of the 
modulator is 0.0242 RMS corresponding to -32.3dB. 
The expected amplitude is calculated from: 
= 0.0247 RMS - -32.ldB (2) 
where R;, = 89.lkS2 is the resistor at the input of the mod- 
ulator shown in figure 2. The results above show good 
agreement between the measured gain and the expected 
gain, they only differ with 0.2dB. 
In figure 3(a) the output spectrum of the CA-modulator 
is shown for no input signal applied. 
A CA-modulator with zero input has a large tone at 4. 
When a small DC component is present at the input of the 
modulator the tone at 4 splits into two tones located at 
(1 ?cDC)+ [2]. This effect is seen in figure 3(a). The small 
DC component at the input of the modulator also causes 
nonharmonic tones to appear in the signal band, as seen in 
3(b). These tones are are correlated with tone at %. This 
effect was also observed in the simulation using the 'C++'- 
program. If the DC component is removed then the tones 
in the signal band disappears. 
In [l] it is shown that the noise power in SI circuit in- 
creases by a factor of two when the storage capacitance, 
C,I and Csz in figure 2,  is halved. The chip is designed 
so that the storage capacitance can be halved and hence 
the above effect can be tested. With zero input current the 
noise power in the frequency range 1600Hz to  2800Hz is 
measured to -93.4dB. With the storage capacitance halved 
the noise power was measured to -9O.OdB, i.e., a difference 
of 3.4dB which indicates that effect of halving the storage 
capacitance is as described in [l]. In both cases the noise 
power was estimated by averaging 32 spectra. 
In figure 4 the output spectrum of the modulator is 
shown, with a 3kHz-sinusoid and an amplitude of lVpeak 
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Figure 3. (a) Output spectrum with zero input 
OHz - 600kHz and (b) output spectrum with zero 
input OHz - 20kHz. 16 averages. 
(6dB below M S A )  applied to the input. In figure 4(a) a lot 
of tones are observed around $. This can be explained by 
the fact that the modulator will see the input sinusoid as 
slowly varying DC because of the high oversampling ratio. 
Previously it was stated that a small DC component splits 
the tones at fi. into two tones. As the input is varying in 
time the tones at 4 are effectively FM-modulated with the 
input signal. This was also verified by simulations. 
In figure 4(b) the input sinusoid is clearly visible in the 
output spectrum. A small 2nd order harmonic is also 
present due to the large amplitude of the input sinusoid. 
No nonharmonic tones are visible at low frequencies in con- 
trast to figure 3(b). This is partly because the modulator is 
busy coding the input sinusoid and partly because the or- 
der of CA-modulator is higher than 2 which makes it more 
chaotic and thus diffusing the tones. 
In figure 5(a) the S N R  as a function of the input sig- 
nals is shown. The measurements are based on averages 
of 16 spectra for each input amplitude to lower the varians 
of the measured SNR.  The harmonic distortion in figure 
5(b) is measured the same way. The peak S N R  is approxi- 
mately 74.5dB. Considering the low power consumption of 
this CA-modulator, which is 2.5mW, this S N R  is, to the 
knowledge of the authors, significantly higher than previ- 
ously reported CA-modulator implemented using switched- 
current technique. 
The maximum S N R  is measured for a RMS value of the 
input amplitude of -6.17dB. The CA-modulator was design 
to have a MSA of 0.691. The RMS value of a sinusoid with 
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F igure  4. (a)  O u t p u t  spectrum (OH2 - 600kHz, 16 
averages)  w i t h  sinusoid at the i n p u t  and (b) output 
s p e c t r u m  (OHz - 20kHz,  16 averages)  with sinusoid 
at the input .  
an amplitude of M S A  is, RMS= 20 log (9) = -6.23dB. 
Hence, the measured and expected MSA correspond very 
well. 
For input amplitudes exceeding MSA,  the harmonic dis- 
tortion increases significantly as shown in figure 5(b), but 
the modulator does not become unstable. This is seen by 
the fact that the modulator does not generate a sustained 
oscillation at the output when the input signal is removed, 
but enters a stable idle state. This property results from the 
clamping of large internal signals in the class A switched- 
cnrrent integrators. For high order modulators (3rd order 
and higher), it is of outmost importance to scale the CA- 
modulator so that the internal signals are clamped, when 
an input signal is present with an amplitude of MSA. This 
will in most situations ensure reliable and stable operation 
of the modulator. 
5. CONCLUSION 
In this paper a 3rd order switched current-CA-modulator 
is presented. Design aspects at the system level are pre- 
sented together with detailed measurements. By feeding 
the CA-modulator with multiple input signals and by al- 
lowing for increased noise in the integrators as they ap- 
proach the comparator, the internal signal swings are kept 
at a minimum. This effectively results in low current con- 
sumption and hence low power consumption. At a supply 
voltage of VDD = 3.3V, the power consumption of the EA- 
% 40 
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F igure  5. (a) Signal-to-noise ra t io  and (b) Har- 
monic dis tor t ion relat ive to  i n p u t  signal, solid line: 
2 n d  harmonic and dotted line: 3rd harmonic.  
modulator is 2.5mW when it operates at a sampling fre- 
quency of GOOkHz. With this low power consumption the 
signal-to-noise-ratio is as high as SNR = 74.5dB. Due to 
internal clamping in the integrators and proper scaling, the 
stability properties of the CA-modulator are excellent. 
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